

# AT3 BLOCK DIAGRAM

01

## PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND1
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : IN3
- LAYER 7 : SGND2
- LAYER 8 : BOT

04-- 0402 footprint  
 06-- 0603 footprint  
 08-- 0805 footprint  
 12-- 1206 footprint  
 F-- 1% tolerance

**CPU Merom**  
 478P (uPGA)/35W  
 PAG 3, 4

**CPU THERMAL SENSOR**  
 PAG 5

**CLOCK GEN**  
 ICS9LPRS355AGLFT  
 64pinsTSSOP  
 PAG 2

**NORTH BRIDGE**  
 Crestline  
 PAG 7, 8, 9, 10, 11, 12

**NVIDIA G3-64 for 15.4"**  
**NVIDIA G3-128 for 17"**  
 820p FCBGA  
 PAG 15, 16, 17, 18, 19, 20

**HDMI CON**  
 Option for 17" only  
 PAG 26

**DDRII-SODIMM1**  
 DDRII 533,667 MHz  
 PAG 13, 14

**DDRII-SODIMM2**  
 DDRII 533,667 MHz  
 PAG 13, 14

**Cable Docking**  
 TV\_OUT  
 VGA  
 RJ-45  
 CIR/Pwr btn  
 SPDIF Out  
 Stereo MIC  
 Headphone Jack  
 USB Port  
 VOL Cntr  
 PAG 38

**SYSTEM CHARGER(MAX8724)**  
 PAG 41

**SYSTEM POWER MAX8778**  
 PAG 42

**DDR II SMD DR\_VTERM**  
 1.8V/1.8VSUS(TPS51116REGR)  
 PAG 46

**VCCP +1.5V AND GMCH**  
 1.05V(MAX8717)  
 PAG 43

**VGACORE(1.025V)MAX1992**  
 PAG 45

**CPU CORE MAX8771**  
 PAG 44

**SATA - HDD**  
 SATA2  
 Option for 17" only  
 PAG 35

**SATA - HDD**  
 SATA0 150MB  
 PAG 32

**PATA- CD-ROM**  
 PATA (66/100/133)  
 PAG 32

**SOUTH BRIDGE**  
 ICH-8M  
 PAG 21, 22, 23, 24

**USB2.0**  
 Bluetooth PAG 35  
 USB2.0 I/O Ports X3 PAG 32  
 Camera X1 PAG 32  
 Mini PCI-E Card x1  
 Express Card x1  
 Cable Docking x1

**PCI BUS / 33MHz**  
 PCI-E  
 Azalia

Keyboard  
 Touch Pad  
 PAG 36

CIR  
 PAG 36

Capacitive Sense SW  
 PAG 36

**ENE KBC**  
 KB3920 Bx  
 KB3926 Bx  
 PAG 37, 48

FAN  
 PAG 38

Flash  
 PAG 37

SPI  
 PAG 37

Two-element microphone  
 PAG 29

Audio Jacks (Phone/ MIC)  
 PAG 29

**AUDIO Amplifier**  
 PAG 30

Jack to Speaker  
 PAG 30

**Realtek**  
 ALC 268  
 PAG 29

**MDC DAA**  
 SI3080  
 PAG 31

MODEM RJ 11  
 PAG 33

**Mini PCI-E Card**  
 PCI Express  
 Mini Card  
 (Wireless LAN/WAN)  
 PAG 39

SIM CARD  
 PAG 32

**LAN**  
 Realtek  
 PCIE-LAN  
 TL8101E/8111B  
 10/100/GigaLAN  
 PAG 33, 34

**RJ45**  
 PAG 33

**Express Card**  
 (NEW CARD)  
 PAG 35

**RICOH**  
 RICOH 832  
 PAG 27, 28

IEEE1394 CONN  
 PAG 28




Memory CardReader  
 PAG 27

PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#, INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC#, INTD#	MINI PCI for debug







PROJECT : AT3  
 Quanta Computer Inc.


Size Custom	Document Number BLOCK DIAGRAM	Rev 1A
Date: Tuesday, January 09, 2007	Sheet 1 of 48	





internal have already build-in 33ohm damping resistor




SI-1 modify ( add in UMA BOM )




0=overclocking of CPU and SRC Allowed  
1 = overclocking of CPU and SRC not Allowed



0=UMA  
1 = External VGA



### CPU Clock select



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33









### GLCK\_SEL = FCTSEL1

FCTSEL1 (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS



PROJECT : AT3  
Quanta Computer Inc.


Size Custom	Document Number CLOCK GENERATOR	Rev 1A
Date: Tuesday, January 09, 2007	Sheet 2 of 48	



FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0

**ITP disable guidelines**

Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 1%	VTT	Within 2.0" of the ITP
TRST#	500-680ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 1%	GND	Within 2.0" of the ITP
TDO	150 ohm +/- 5%	VTT	Within 2.0" of the ITP






Note: Populate R5, R8, C372 & R430 when ITP connector is populated.  
<http://hobi-elektronika.net>

**PROJECT : AT3**  
**Quanta Computer Inc.**


Size Custom | Document Number **CLOCK GENERATOR** | Rev 1A

Date: Tuesday, January 09, 2007 | Sheet 3 of 48





ICCODE:  
for Merom processors  
recommended design  
target is 44A


ICCP:  
before vccore stable  
peak current is 4.5A  
2. after vccore stable  
continue current is  
2.5A




**PROJECT : AT3**  
**Quanta Computer Inc.**

Size Custom	Document Number	Rev
NBS/RD1/HW2	Merom Processor (POWER)	1A
Date: Tuesday, January 09, 2007	Sheet 4 of 48	




			<b>PROJECT : AT3</b> Quanta Computer Inc.		
Size B	Document Number THERMAL LM86	Rev 1A			
Date: Tuesday, January 09, 2007			Sheet	5	of 48




U34A		H_A#(3..35)	
H_D#0	E2	H_A#_3	J13
H_D#1	G2	H_A#_4	B11
H_D#2	G7	H_A#_5	C11
H_D#3	M6	H_A#_6	M11
H_D#4	H7	H_A#_7	C15
H_D#5	H3	H_A#_8	F16
H_D#6	G4	H_A#_9	L13
H_D#7	F3	H_A#_10	G17
H_D#8	N8	H_A#_11	C14
H_D#9	H2	H_A#_12	K16
H_D#10	M10	H_A#_13	B13
H_D#11	N12	H_A#_14	L16
H_D#12	N9	H_A#_15	L17
H_D#13	H5	H_A#_16	B14
H_D#14	P13	H_A#_17	K19
H_D#15	K9	H_A#_18	P15
H_D#16	M2	H_A#_19	B16
H_D#17	W10	H_A#_20	H20
H_D#18	Y8	H_A#_21	L19
H_D#19	V4	H_A#_22	D17
H_D#20	M3	H_A#_23	M17
H_D#21	J1	H_A#_24	N18
H_D#22	N5	H_A#_25	J19
H_D#23	N3	H_A#_26	B18
H_D#24	W6	H_A#_27	E19
H_D#25	W9	H_A#_28	E19
H_D#26	N2	H_A#_29	B17
H_D#27	Y7	H_A#_30	R15
H_D#28	Y9	H_A#_31	E17
H_D#29	P4	H_A#_32	C18
H_D#30	W3	H_A#_33	A19
H_D#31	N1	H_A#_34	B19
H_D#32	AD12	H_A#_35	N19
H_D#33	AE3		
H_D#34	AD9	H_ADS#	G12
H_D#35	AC9	H_ADSTB#_0	H17
H_D#36	AC7	H_ADSTB#_1	G20
H_D#37	AC14	H_BNR#	C8
H_D#38	AD11	H_BPRI#	E8
H_D#39	AC11	H_BREC#	F12
H_D#40	AB2	H_DEFER#	D6
H_D#41	AD7	H_DBSY#	C10
H_D#42	N2	HPLL_CLK	AM5
H_D#43	Y3	HPLL_CLK#	AM7
H_D#44	AC6	H_DPWR#	H8
H_D#45	AE2	H_DRDY#	K7
H_D#46	ACS	H_HIT#	E4
H_D#47	AS3	H_HITM#	C6
H_D#48	AJ9	H_LOCK#	G10
H_D#49	AH8	H_TRDY#	B7
H_D#50	AJ14		
H_D#51	AE9	H_DINV#_0	K5
H_D#52	AE11	H_DINV#_1	L2
H_D#53	AH12	H_DINV#_2	AD13
H_D#54	AJ5	H_DINV#_3	AE13
H_D#55	AH5		
H_D#56	AJ6	H_DSTBN#_0	M7
H_D#57	AE7	H_DSTBN#_1	K3
H_D#58	AJ7	H_DSTBN#_2	AD2
H_D#59	AJ2	H_DSTBN#_3	AH11
H_D#60	AE5		
H_D#61	AJ3	H_DSTBP#_0	L7
H_D#62	AH2	H_DSTBP#_1	K2
H_D#63	AH3	H_DSTBP#_2	AC2
		H_DSTBP#_3	A10
		H_REQ#_0	M14
		H_REQ#_1	E13
		H_REQ#_2	A11
		H_REQ#_3	H13
		H_REQ#_4	B12
		H_RS#_0	E12
		H_RS#_1	D7
		H_RS#_2	D8

HOST


	PROJECT : AT3 Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number Crestline (HOST)	
Date: Tuesday, January 09, 2007	Sheet 6 of 48		









DDR SYSTEM MEMORY A




DDR SYSTEM MEMORY B




	<b>PROJECT : AT3</b> <b>Quanta Computer Inc.</b>		Rev 1A
	Size Custom	Document Number Crestline (DDR)	Date: Tuesday, January 09, 2007
		Sheet 8 of 48	






Ivcc (External GFX 1.310 A, integrate 1.572 A)



Layout Note: 370 mils from edge.

Layout Note: Inside GMCH cavity.

Ivcc\_AXG Graphics core supply current 7.7A




SI-1 modify (remove R73, R11 --not need)

SI-2 modified --remove C91&C108


Layout Note: 370 mils from edge.

Layout Note: Inside GMCH cavity for VCC\_AXG.



for IAMT power if not support need to connection to S0 power


Ivcc\_AXM Controller supply current 540mA



Layout Note: Inside GMCH cavity.

Layout Note: Place close to GMCH edge.

GMCH 1.05V	current(A)	Remark
VCC Core	1.573	( 1.3A for external
VCC_AXG	7.7	for BX integrated Gfx
VCC_AXD	0.2	
VIT	0.85	FSB VCCP
VCC_PEG	1.2	for PCIEG
VCC_AXM	0.54	for IAMT function
VCCR_RX_DMI	0.25	DMI
<b>SUM</b>	<b>12.313</b>	



Layout Note: Place C901 where LVDS and DDR2 taps.

Layout Note: Place on the edge.

**PROJECT : AT3**  
**Quanta Computer Inc.**

Size Custom	Document Number Crestline (VCC, NCTF)	Rev 1A
Date: Tuesday, January 09, 2007	Sheet 9 of 48	

LVDS Disable/Enable guideline











External VGA with EV@part, Internal VGA with IV@ part



Signal	If SDDV Disable LVDS Disable	If LVDS enable
VCCD_LVDS	GND	1.8V
VCCA_LVDS	GND	1.8V
VCC_TX_LVDS	GND	1.8V

CRT/TV Disable/Enable guideline

External VGA with EV@part, Internal VGA with IV@ part

Ball	Enable	Disable	Ball	Enable	Disable
VCCA_CRT_DAC	3.3V	GND	VCCA_TV_DAC	3.3V	GND
VCCD_CRT	1.5V	GND	VCCD_TV_DAC	1.5V	1.5V
VCCD_QDAC	1.5V	GND	VCCA_DAC_BG	3.3V	GND
VCCA_TV_DAC	3.3V	GND	VSS_DAC_BG	GND	GND
VCCA_TV_DAC	3.3V	GND	VCCSYNC	3.3V	GND





PROJECT : AT3  
Quanta Computer Inc.

Size Custom	Document Number Crestline (VSS)	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 11 of 48

<http://hobi-elektronika.net>

## Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal


CFG[17:3] Have internal Pull-up  
CFG[18:19] Have internal Pull-down

Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIe concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port


**DMI X2 Select**

MCH_CFG_5	Low = DMIX2 High = IDMIX4(Default)
-----------	---------------------------------------




**DMI Lane Reversal**

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--




**XOR /ALLz /Clock Un-gating**

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



**PCI Express Graphics**


MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--



**SDVO Present**  
Strap define at External DVI control page


**FSB Dynamic ODT**

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---



**SDVO/PCIe Concurrent operation**

MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---



<http://hobi-elektronika.net>



**PROJECT : AT3**  
Quanta Computer Inc.



Size Custom	Document Number 10 -- GMCH STRAP-3(6 of 6)	Rev 1A
Date: Tuesday, January 09, 2007	Sheet 12 of 48	












PCI_DEVICE	DESCRIPTION
1000	G72M/G73M
0110	G72M-Z
0111	G72M-V/G73M-V
others	Reserved







G72M VRAM Configuration Table

RAM_CFG[3:0]	DESCRIPTION	Vendor
0000	DDR2 16Mx16x4, 64bit, 128MB	Elpida
0001	DDR2 16Mx16x4, 64bit, 128MB	Samsung
0010	DDR2 16Mx16x4, 64bit, 128MB	Infinion
0011	DDR2 16Mx16x4, 64bit, 128MB	Hynix
0100	Reserved	
0101	DDR2 32Mx16x4, 64bit, 256MB	Samsung
0110	DDR2 32Mx16x4, 64bit, 256MB	Infinion
0111	DDR2 32Mx16x4, 64bit, 256MB	Hynix
1000	DDR2 16Mx16x2, 32bit, 64MB	Elpida
1001	DDR2 16Mx16x2, 32bit, 64MB	Samsung
1010	DDR2 16Mx16x2, 32bit, 64MB	Infinion
1011	DDR2 16Mx16x2, 32bit, 64MB	Hynix
others	Reserved	

G73M VRAM Configuration Table

RAM_CFG[3:0]	DESCRIPTION	Vendor
0000	DDR2 16Mx16x8, 128bit, 256MB	Elpida
0001	DDR2 16Mx16x8, 128bit, 256MB	Samsung
0010	DDR2 16Mx16x8, 128bit, 256MB	Infinion
0011	DDR2 16Mx16x8, 128bit, 256MB	Hynix
0100	Reserved	
0101	DDR2 32Mx16x8, 128bit, 512MB	Samsung
0110	DDR2 32Mx16x8, 128bit, 512MB	Infinion
0111	DDR2 32Mx16x8, 128bit, 512MB	Hynix
1000	DDR2 16Mx16x4, 64bit, 128MB	Elpida
1001	DDR2 16Mx16x4, 64bit, 128MB	Samsung
1010	DDR2 16Mx16x4, 64bit, 128MB	Infinion
1011	DDR2 16Mx16x4, 64bit, 128MB	Hynix
1100	Reserved	
1101	DDR2 32Mx16x4, 64bit, 256MB	Samsung
1110	DDR2 32Mx16x4, 64bit, 256MB	Infinion
1111	DDR2 32Mx16x4, 64bit, 256MB	Hynix






VREF = FBVDDQ \* Rbot / (Rtop + Rbot)

G72: Stuff these parts G73M : NC

For EMI

**YELLOW BLOCK is for G8X chip only**  
<http://hobi-elektronika.net>









**YELLOW BLOCK is for G8X chip only**



**PROJECT : AT3**  
**Quanta Computer Inc.**







- 17 VMA\_DQ[63..0]
- 17 VMA\_DM[7..0]
- 17 VMA\_WQS[7..0]
- 17 VMA\_RQS[7..0]



256Mb : AKD5JGAT\*05  
512Mb : AKD59G-T\*01

**PROJECT : AT3**  
**Quanta Computer Inc.**



Size Custom	Document Number NVG73M VRAN-1(GDDR2 BGA84)	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 18 of 48










**8X8 Total power consumption**  
 1. NVDD CORE POWER 1.2 - 1.0  
 -- 11.01A  
 2. PCIE VGA1.2V -- 1.75A  
 3. FBVDDQ 1.8V ----- 3.12A  
 4. VDD I/O 3.3V ----- 0.49A  
 5. PLL 2.5V ---



**PROJECT : AT3**  
**Quanta Computer Inc.**

Size Custom	Document Number NVG73M (PCIE I/F)	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 20 of 48

## RTC





## SB Strap

**ICH8-M Internal VR Enable strap**  
 (Internal VR for Vccsus1\_05, VccSus1\_5 and VccCL1\_5)

INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
----------	---


**ICH8-M LAN100\_SLP Strap**  
 (Internal VR for VccLAN1\_05 and VccCL1\_05)

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---






## XOR Chain Entrance Strap

ICH_RSv0	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIe port config bit 1





intel check list  
 define to stuff  
 33ohm






- USB Connector
- USB Connector
- FINGERPRINT
- Carama USB
- Docking
- BLUETOOTH swapped for fix
- WWAN
- NEW CARD
- USB Connector
- USB Connector



**PCI ROUTING TABLE**

REQ# / GNT0#	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#,INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC#,INTD#	MINI PCI for debug









<http://hobi-elektronika.net>

**PROJECT : AT3**  
Quanta Computer Inc.

Size Custom	Document Number ICH7-M M PCI E(2/4)	Rev 1A
Date: Tuesday, January 09, 2007	Sheet 22 of 48	





Board ID	15 " PAV UMA 965GM	15" PRE UMA 965GM	15"PAV Discrete 965PM+G86MV+128M	17" PAV Discrete 965PM+G86MV+128M	17" PAV Discrete 965PM+G84MV+256M	17" PAV UMA 965GM
ID0	(0:0:0)	(0:0:1)	(0:1:0)	(0:1:1)	(1:0:0)	(1:0:1)
ID1	R693 Stuff	R692 Stuff	R693 Stuff	R692 Stuff	R693 Stuff	R692 Stuff
ID2	R448 Stuff	R448 Stuff	R688 Stuff	R688 Stuff	R448 Stuff	R448 Stuff
	R689 Stuff	R689 Stuff	R689 Stuff	R689 Stuff	R689 Stuff	R689 Stuff


PROJECT : AT3  
Quanta Computer Inc.

Size Custom Document Number ICH7-M GPIO(3/4) Rev 1A  
Date: Tuesday, January 09, 2007 Sheet 23 of 48

http://mobi-elektronika.net




1.5V\_A 1.5A  
1.5V\_B 675mA  
VCC1.05 1.13A





VCCSATAPLL 47mA  
+1.5V APLL RRL50 10UH/08 +1.5V APLL  
SI-2 modified (remove R374)

TP VCCLAN1\_05 ICH 1 C507 0.1U/16V/06  
TP VCCLAN1\_05 ICH 2 C506 0.1U/16V/06  
TP VCCSUS1\_05 ICH 1 C512 0.1U/16V/06  
TP VCCSUS1\_05 ICH 2 C607 0.1U/16V/06  
TP VCCSUS1\_5 ICH 1 T120  
TP VCCSUS1\_5 ICH 2 T131  
TP VCCCL1\_05 ICH T119

VCC3.3 1.8mA - 64mA (S3)



		PROJECT : AT3 Quanta Computer Inc.	
		Size Custom Document Number ICH7-M POWER(4/4) Date: Tuesday, January 09, 2007	Rev 1A Sheet 24 of 48

CRT PORT










## 5 IN1 CARD READER XD, MMC/SD, MS/MSP




bom create 2'nd source




## SCREW HOLE



## EMI PAD








moden cable sprig




	PROJECT : AT3 Quanta Computer Inc.	
	Size Custom	Document Number CARD READER/HOLE
Date: Tuesday, January 09, 2007		Rev 1A
NBS/RD1/HW2		Sheet 27 of 48









 NBS/RD1/HW2	<b>PROJECT : AT3</b> Quanta Computer Inc.	
	Size Custom Date: Tuesday, January 09, 2007	Document Number Azalia CONEXANT20549-12

INT. SPEAKER




AUDIO AMPLIFIER




0312 Gain Table

GAIN0	GAIN1	SE/BTL	AV(INV)
0	0	0	6dB
0	1	0	10dB
1	0	0	15.6dB
1	1	0	21.6dB
x	x	1	4.1dB

PCSPK BEEP




LINE OUT Amplifier



**PROJECT : AT3**  
Quanta Computer Inc.

Size Custom	Document Number JACK/AMP_TAP0312	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 30 of 48

No Ground Plane In DAA Section  
Homologation Area




MH2    FID1    FID2  
 ○      ○      ○  
 \*Test Point    \*Test Point    \*Test Point


DESIGN SUBJECT TO CHANGE

**SILICON LABORATORIES CONFIDENTIAL**


<http://hobi-elektronika.net>

 NBS/RD1/HW2	<b>PROJECT : AT3</b> <b>Quanta Computer Inc.</b>		Rev 1A
	Size Custom	Document Number MODEM(DAA)	Date: Tuesday, January 09, 2007    Sheet 31 of 48


### CD-ROM




### USBX2







### USB 0




### USB 1




### SATA\_1 CONNECTOR



### USB CAMERA CONNECT





for 93C56 used. NC if 93C46 is used.

if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs ( excluding PCIE\_WAKE# pin )

Remove R70 for 8111B and 8111C



NS892403: GIGABIT NS892405: 10/100

		PROJECT : AT3	
		Quanta Computer Inc.	
Size Custom	Document Number	Rev 1A	
NBS/RD1/HW2		RTL8111B/8111C/8101E	
Date: Tuesday, January 09, 2007	Sheet 33	of 48	



T : Stuffed for RTL8111B(10/100/1000)


E : Stuffed for 8101E(10/100)



Power domain chart

	RTL8111B/ RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V

	Q1	Q3
RTL8111B	Need	Need
RTL8101E	N/A	N/A




<http://hobi-elektronika.net>

**PROJECT : AT3**  
**Quanta Computer Inc.**


Size A3	Document Number LAN POWER	Rev 1A
Date: Tuesday, January 09, 2007   Sheet 34 of 48		

# SATA\_2 CONNECTOR


For 17"W Second HDD




# NEWCARD









# BLUETOOTH





















SI-2 modified for fix s3 not support wireless LED



## KEYBOARD PULL-UP














**1M byte SPI BIOS**

**PROJECT : AT3 Quanta Computer Inc.**



Size Custom Document Number KB3920/ROM/TP Rev 1A  
Date: Tuesday, January 09, 2007 Sheet 37 of 48

CABLE DOCK

support 6A 200mils  
CX000480005



FAN




PROJECT : AT3  
Quanta Computer Inc.

Size Custom	Document Number CABLE DOCKING/FAN	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 38 of 48




### Mini PCI-E Card 1 WLAN



### Mini PCI-E Card 2 WWAN(W/SIM)


WWAN -- have 2.8A 7W power consumption  
 power pin 24.39.41  
 GND pin 37,43  
 need to be careful power rail

SI-2 modified  
 (BOM remove C589)



	<b>PROJECT : AT3</b>		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number	MINI CARD X2	
Date: Tuesday, January 09, 2007	Sheet	39	of 48






# DC/DC +3V\_ALW/+5V\_ALW/+5V\_ALW2 /+12V\_ALW

5 Volt +/- 5%  
Countinue current:8A  
Peak current:11A  
OCP minimum 13A


3.3 Volt +/- 5%  
Countinue current:5A  
Peak current:7.5A  
OCP minimum 10A

Max Power Consumption 1.6W




<http://hobi-elektronika.net>


	PROJECT : AT3 Quanta Computer Inc.	
	Size Custom	Document Number 3v/5v
Date: Tuesday, January 09, 2007		
Sheet 42 of 48		




**+1.5 Volt +/- 5%**  
**Countinue current:6.5A**  
**Peak current:8.5A**  
**OCP minimum 10A**

**+1.05 Volt +/- 5%**  
**Countinue current:13A**  
**Peak current:16A**  
**OCP minimum 20A**




 NBS/RD1/HW2	<b>PROJECT : AT3</b> <b>Quanta Computer Inc.</b>		
	Size Custom	Document Number +-1.5V & VCCP+1.05V(MAX8743)	Rev 1A
	Date: Tuesday, January 09, 2007		Sheet 43 of 48








Sense lines are 18 mil wide, Z0=27.4 Ohm.  
 Use differential routing with 7 mil spacing.  
 Route external layer with solid GND reference  
 (no split planes).  
 Use 25 mil separation from any other signal.


Add layout note on pins 22 and 28 of MAX8771  
 controller. These nets have large voltage swings.  
 Need to route them away from the sensitive areas that  
 are trying to detect small changes in voltage, such as  
 the voltage sense VccSense VssSense lines.

 NB5/RD1/HW2	<b>PROJECT : AT3</b> Quanta Computer Inc.	
	Size Custom	Document Number CPU_CORE(MAX8771)
	Date: Tuesday, January 09, 2007	Sheet 44 of 48
	Rev 1A	


1.1 Volt +/- 5%  
 Countinue current:11A  
 Peak current:13.5A  
 OCP minimum 17A









 NBS/RD1/HW2	<b>PROJECT : AT3</b> Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number VGACORE (MAX1993)	
	Date: Tuesday, January 09, 2007	Sheet 45 of 48	




*For Discrete Only*





	PROJECT : AT3 Quanta Computer Inc.		
	Size Custom	Document Number DISCHARGE	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 47 of 48	



KB3926



**PROJECT : AT3**  
Quanta Computer Inc.

Size B	Document Number KB3926	Rev 1A
Date: Tuesday, January 09, 2007	Sheet 48	of 48